Coder/decoder constructed on single integrated-circuit chip. Handles data in variety of formats at rates up to 300 Mbps, correcting up to 3 errors per data block of 256 to 512 bits. Helps reduce cost of transmitting data. Useful in many high-data-rate, bandwidth-limited communication systems such as; personal communication networks, cellular telephone networks, satellite communication systems, high-speed computing networks, broadcasting, and high-reliability data-communication links.


    Access

    Access via TIB

    Check availability in my library


    Export, share and cite



    Title :

    Triple-Error-Correcting Codec ASIC


    Contributors:

    Published in:

    Publication date :

    1994-06-01



    Type of media :

    Miscellaneous


    Type of material :

    No indication


    Language :

    English





    APPARATUS FOR CORRECTING SIGHT ERROR AND METHOD FOR CORRECTING SIGHT ERROR USING THE SAME

    JO A RA / WOO IL GUK / BANG KYOUNG WOON et al. | European Patent Office | 2017

    Free access

    METHOD FOR CORRECTING POSITION ERROR AND DEVICE FOR CORRECTING POSITION ERROR IN DRIVE-ASSISTED VEHICLE

    FUKUSHIGE TAKASHI / TANGE SATOSHI | European Patent Office | 2019

    Free access

    An error-resilient video codec based on perceptual 3-D SPIHT algorithm

    Chou, C.-H. / Liu, K.-C. / Lin, P.-Y. | IEEE | 2003