Presented is an advanced, fault-tolerant multiprocessor avionics architecture as could be employed in an advanced rotorcraft such as LHX. The processor structure is designed to interface with existing digital avionics systems and concepts including the Army Digital Avionics System (ADAS) cockpit/display system, navaid and communications suites, integrated sensing suite, and the Advanced Digital Optical Control System (ADOCS). The report defines mission, maintenance and safety-of-flight reliability goals as might be expected for an operational LHX aircraft. Based on use of a modular, compact (16-bit) microprocessor card family, results of a preliminary study examining simplex, dual and standby-sparing architectures is presented. Given the stated constraints, it is shown that the dual architecture is best suited to meet reliability goals with minimum hardware and software overhead. The report presents hardware and software design considerations for realizing the architecture including redundancy management requirements and techniques as well as verification and validation needs and methods.


    Access

    Access via TIB

    Check availability in my library


    Export, share and cite



    Title :

    Investigation of an advanced fault tolerant integrated avionics system


    Contributors:
    Dunn, W. R. (author) / Cottrell, D. (author) / Flanders, J. (author) / Javornik, A. (author) / Rusovick, M. (author)

    Publication date :

    1986-03-01


    Type of media :

    Report


    Type of material :

    No indication


    Language :

    English




    Investigation of an Advanced Fault Tolerant Integrated Avionics System

    W. R. Dunn / D. Cottrell / J. Flanders et al. | NTIS | 1986



    ADVANCED RECONFIGURABLE COMMUNICATIONS, FAULT-TOLERANT AVIONICS

    Barrera, R. E. / Langley, R. / American Helicopter Society | British Library Conference Proceedings | 2002