Standard Transistor Array (STAR) design system is semicustom approach to generating random-logic integrated MOS digital circuits. Primary program in STAR system is CAPSTAR, STAR Cell Arrangement Program. CAPSTAR is augmented by automatic routining program, Display program and library of logic cells.


    Access

    Access via TIB

    Check availability in my library


    Export, share and cite



    Title :

    Standard Transistor Arrays


    Contributors:
    Cox, G. W. (author) / Carroll, B. D. (author) / Pitts, E. R. (author) / Wright, R. A. (author)

    Published in:

    Publication date :

    1983-05-01



    Type of media :

    Miscellaneous


    Type of material :

    No indication


    Language :

    English




    Gate arrays: a semi-standard approach

    Roffelsen, L. | Tema Archive | 1982


    Optical Charge-Sensing Method for Testing of Thin-Film Transistor Arrays

    IEEE; Lasers and Electro-Optics Society | British Library Conference Proceedings | 1994


    Interrogation of FBGs and FBGs Arrays Using Standard Telecom DFB Diode

    Njegovec, M. / Donlagic, D. | British Library Online Contents | 2016


    Free programmable smart pixel processor element arrays for standard functions [2969-43]

    Kasche, B. / Fey, D. / St Petersburg State Academy of Aerospace Instrumentation et al. | British Library Conference Proceedings | 1996