Described in detail are: (1) results obtained in modifying the onboard data management system software to a multiprocessor fault tolerant system; (2) a functional description of the prototype buffer I/O units; (3) description of modification to the ACADC and stimuli generating unit of the DTS; and (4) summaries and conclusions on techniques implemented in the rack and prototype buffers. Also documented is the work done in investigating techniques of high speed (5 Mbps) digital data transmission in the data bus environment. The application considered is a multiport data bus operating with the following constraints: no preferred stations; random bus access by all stations; all stations equally likely to source or sink data; no limit to the number of stations along the bus; no branching of the bus; and no restriction on station placement along the bus. (Author)


    Access

    Access via TIB

    Check availability in my library


    Export, share and cite



    Title :

    Fault Tolerant Data Management System


    Contributors:

    Publication date :

    1972


    Size :

    98 pages


    Type of media :

    Report


    Type of material :

    No indication


    Language :

    English




    Fault tolerant data management system

    Gustin, W. M. / Smither, M. A. | NTRS | 1972


    Fault-tolerant computer system

    Avizienis, A. A. / Rennels, D. A. / Ercegovac, M. | NTRS | 1979


    Fault-Tolerant Components versus Fault-Tolerant Systems

    Muller, A. / Plankensteiner, M. / VDI/VDE-Gesellschaft Mess und Automatisierungstechnik | British Library Conference Proceedings | 2002


    FAULT-TOLERANT BRAKE SYSTEM

    OZSOYLU SUAT / GANZEL BLAISE J | European Patent Office | 2024

    Free access