The impact of a five year space mission environment on fault-tolerant parallel processor architectures is examined. The target application is a Strategic Defense Initiative (SDI) satellite requiring 256 parallel processors to provide the computation throughput. The reliability requirements are that the system still be operational after five years with .99 probability and that the probability of system failure during one-half hour of full operation be less than 10(-7). The fault tolerance features an architecture must possess to meet these reliability requirements are presented, many potential architectures are briefly evaluated, and one candidate architecture, the Charles Stark Draper Laboratory's Fault-Tolerant Parallel Processor (FTPP) is evaluated in detail. A methodology for designing a preliminary system configuration to meet the reliability and performance requirements of the mission is then presented and demonstrated by designing an FTPP configuration.


    Access

    Access via TIB

    Check availability in my library


    Export, share and cite



    Title :

    Evaluation of Fault-Tolerant Parallel-Processor Architectures over Long Space Missions


    Contributors:

    Publication date :

    1989


    Size :

    32 pages


    Type of media :

    Report


    Type of material :

    No indication


    Language :

    English





    Fault Tolerant Space Processor: System Reliability Demonstration for Long-Term Space Missions

    Campbell, R. / Elmhurst, R. / Tabor, D. | British Library Conference Proceedings | 1996


    Fault-tolerant parallel processor

    HARPER, RICHARD E. / LALA, JAYNARAYAN H. | AIAA | 1991


    Design of a fault-tolerant parallel processor

    Racine, R. / LeBlanc, M. / Beilin, S. | IEEE | 2002