This paper discusses the architecture and reviews the development of the RADSPEED™ DSP. It illustrates planned board solutions and briefly highlights the other critical components needed such as regulators, bridges to the rest of the spacecraft and high performance memory. The paper describes the various algorithm elements that may apply to the application classes and compiles information on RADSPEED algorithm elements. Lessons learned from development and translation of algorithms from single string to multi-processing elements using the supporting tools are given. For the many spaceborne processing applications that fit onto this architecture, the RADSPEED DSP provides a very high performance / power solution that will scale with the needs of the application.


    Access

    Check access

    Check availability in my library

    Order at Subito €


    Export, share and cite



    Title :

    Applying a high performance tiled rad-hard digital signal processor to spaceborne applications


    Contributors:


    Publication date :

    2012-03-01


    Size :

    892017 byte





    Type of media :

    Conference paper


    Type of material :

    Electronic Resource


    Language :

    English




    Emergence of a High Performance Tiled Rad-Hard Digital Signal Processor for Spaceborne Applications (AIAA 2013-4728)

    Marshall, J.R. / Bear, M. / Hillinden, L. et al. | British Library Conference Proceedings | 2013


    Fault tolerant, radiation hard, high performance digital signal processor

    Holmann, E. / Linscott, I.R. / Maurer, M.J. et al. | Tema Archive | 1990


    Digital Doppler Processor For Spaceborne Scatterometer

    LONG. D. G. / Chi, Chong-Yung / Li, Fuk K. | NTRS | 1989


    Digital filter processor design for spaceborne scatterometers

    Long, D. / Chi, C. / Li, F. | Tema Archive | 1984