The theory for design of a rate multiplier or a binary adder frequency synthesizer for a specified level of noise attenuation is developed. Examples are presented to demonstrate the design procedure and the pattern of the pulse train output. The phase jitter associated with each pulse is characterized and illustrated in the time domain. The maximum absolute phase deviation is used as a measure of the phase modulation amplitude of the pulse train. Computer simulation resulted in simple equations approximating the amplitude of worst case spectral components.


    Access

    Check access

    Check availability in my library

    Order at Subito €


    Export, share and cite



    Title :

    Noise Prediction for Rate Multiplier and Binary Adder Frequency Synthesizers


    Contributors:

    Published in:

    Publication date :

    1978-07-01


    Size :

    1438308 byte




    Type of media :

    Article (Journal)


    Type of material :

    Electronic Resource


    Language :

    English




    ANALISYS OF FRACTIONAL-N FREQUENCY SYNTHESIZERS

    B. I. Shakhtarin / E. G. Kacharmina / V. V. Veltishev | DOAJ | 2018

    Free access

    MAIN DEVELOPMENT PERIODS OF FREQUENCY SYNTHESIZERS

    D. V. Barulin | DOAJ | 2016

    Free access

    High Performance Accurate Multiplier using Hybrid Reverse Carry Propagate Adder

    Bhavani, N. S. V. S. Ganga / Vinodhini, M. | IEEE | 2022


    Precision tests of femtosecond laser optical frequency synthesizers

    Long-Sheng Ma, / Robertsson, L. / Zucco, M. et al. | IEEE | 2004