Filters are used to remove the different types of noises including salt and pepper, gaussian, and random noises from image. Therefore, the VLSI oriented hardware implementation of filters plays the crucial role in real time applications. However, the conventional hardware-based filters are failed to reduce the look-up-table (LUT)s, path delays, and power consumption. Therefore, this work is focused on implementation of Hybrid Median Filter (HMF) using Data Comparator (DC) logic. Initially, the multiplexer selection logic-based data comparato r is used to identify the high and low values from two numbers. Then, data comparator is repeated for multiple number of times for nine pixels combinations, which identifies the median value from nine pixels. The subjective and objective evaluation shows that the proposed HMF-DC resulted in superior performance in terms reduced noise, hardware metrics like LUTs, delay, and power consumption as compared to state of art approaches.


    Access

    Check access

    Check availability in my library

    Order at Subito €


    Export, share and cite



    Title :

    Implementation of Hybrid Median Filtering using Modified Data Comparator


    Contributors:


    Publication date :

    2022-12-01


    Size :

    715268 byte




    Type of media :

    Conference paper


    Type of material :

    Electronic Resource


    Language :

    English




    Design and Implementation of a Median Filtering Algorithm using the Median Cost Function

    Burian, A. / Takala, J. / Ylinen, M. et al. | British Library Conference Proceedings | 2003


    Sentinel: median-filtering application

    Seungbum, Kim / Das, Narendra / Dunbar, Scott et al. | NTRS | 2018


    Connectionist median filtering networks

    Hunter, A. | British Library Online Contents | 1996


    Anisotropic Median Bilateral Filtering

    Kok, Kai Yit / Rajendran, Parvathy | Springer Verlag | 2020