Interleave division multiple access (IDMA) is a potential candidate for the future fifth generation (5G) systems. In this paper, we propose a novel architecture for IDMA system with low latency while maintaining low complexity. In the conventional architecture, the IDMA receiver sequentially processes deinterleaving, despreading, spreading and interleaving for multiuser detection. The proposed architecture, which is called the interleaved domain, can perform multi-user detection directly without deinterleaving the received frame. Because of this, the interleaving is no longer needed in the interference cancellation loop resulting in the decrease of latency by half and the increase of throughput by twice. In VLSI implementation results, the proposed architecture has reduced circuit area and power consumption by 53% and 58% compared to the conventional architecture on the same throughput condition.


    Access

    Check access

    Check availability in my library

    Order at Subito €


    Export, share and cite



    Title :

    Interleaved Domain Interference Canceller for Low Latency IDMA System and Its VLSI Implementation




    Publication date :

    2017-06-01


    Size :

    402921 byte




    Type of media :

    Conference paper


    Type of material :

    Electronic Resource


    Language :

    English



    Investigation on Structure of Interference Canceller for IDMA-Based Random Access

    Kawata, Masayuki / Tateishi, Kiichi / Higuchi, Kenichi | IEEE | 2018


    Inter-Vehicle Spread Spectrum Communication and Ranging System with Interference Canceller

    Uchiyama, K. / Kohno, R. / IEEE et al. | British Library Conference Proceedings | 1999


    Successive Interference Canceller with CSI Weighting Combining Scheme

    Katsuda, Hajime / Ohmori, Seiji / Akabane, Kazunori | IEEE | 2016


    Vehicle noise canceller

    SHINNO KATSUYA / SATO MASAHIKO / HORIKAWA ATSUSHI et al. | European Patent Office | 2019

    Free access

    Coordinate Descent Method for Signal Detection in IDMA

    He, Ranran / Kang, Jiesi / Xiao, Yue et al. | IEEE | 2019