The use of SRAM-based field programmable gate arrays (FPGAs) is becoming more and more prevalent in space applications. Commercial-grade FPGAs are potentially susceptible to permanently debilitating single-event latchups (SELs). Repair methods based on evolutionary algorithms may be applied to FPGA circuits to enable successful fault recovery. This paper presents the experimental results of applying such methods to repair four commonly used circuits (quadrature decoder, 3-by-3-bit multiplier, 3-by-3-bit adder, 4-to-7 decoder) into which a number of simulated faults has been introduced. The results suggest that evolutionary repair techniques can improve the process of fault recovery when used instead of, or as a supplement to triple modular redundancy (TMR), which is currently the predominant method for mitigating FPGA faults.


    Access

    Check access

    Check availability in my library

    Order at Subito €


    Export, share and cite



    Title :

    Evolutionary based techniques for fault tolerant field programmable gate arrays


    Contributors:
    Larchev, G.V. (author) / Lohn, J.D. (author)


    Publication date :

    2006-01-01


    Size :

    378214 byte




    Type of media :

    Conference paper


    Type of material :

    Electronic Resource


    Language :

    English



    Field Programmable Gate Arrays Based Overcurrent Relays

    Ahuja, Sumit | Online Contents | 2004


    Multibit Fault Injection for Field-Programmable Gate Arrays with Simple, Portable Fault Injector

    Cieslewski, Grzegorz G. / Jacobs, Adam / George, Alan D. et al. | AIAA | 2014


    Cryogenic Operation of Field Programmable Gate Arrays

    Sheldon, Douglas / Burke, Gary / Argueta, Arby et al. | NTRS | 2011



    Application of Field Programmable Gate Arrays to Space Projects

    Chiba, K. / Kuboyama, S. / Sugimoto, K. et al. | British Library Conference Proceedings | 1997