The Fault Tolerant Parallel Processor (FTPP) has been designed in strict accordance with the theory of Byzantine Resilience and meets all the known requirements for tolerating arbitrary random hardware faults. We have broadened our scope to provide very high coverage for common mode faults (CMFs). A layered defense approach against CMFs has been developed that consists of fault avoidance, fault removal and real-time fault tolerance that can be applied during the requirements specification, design and development phases test and validation phases and operational phases, respectively. This paper provides a taxonomy of common-mode faults and describes the layered defense approach against CMF being used in the FTPP.<>
Reducing the probability of common-mode failure in the fault tolerant parallel processor
1993-01-01
1085204 byte
Conference paper
Electronic Resource
English
Reducing the Probability of Common-Mode Failure in the Fault Tolerant Parallel Processor
British Library Conference Proceedings | 1993
|Fault-tolerant parallel processor
AIAA | 1991
|Design of a fault-tolerant parallel processor
IEEE | 2002
|A fault tolerant processor to meet rigorous failure requirements
Tema Archive | 1986
|Fault-Tolerant Communications Processor
AIAA | 1981
|