This paper describes a memristor based neuromorphic circuit that is capable of learning. Target memristors within the crossbar circuit were set to be stuck in either high or low resistance states to observe fault tolerance within the memristor crossbar. The simulations are carried out in SPICE using a detailed memristor model so that the crossbar is simulated as accurately as possible. In some cases the circuit was able to successfully learn when half of the memristors in the crossbar were set to be defective. Due to additional bias circuitry, this neuromorphic memristive learning circuit appears to be more tolerant to error than alternative designs.


    Access

    Check access

    Check availability in my library

    Order at Subito €


    Export, share and cite



    Title :

    Tolerance to defective memristors in a neuromorphic learning circuit


    Contributors:


    Publication date :

    2014-06-01


    Size :

    739927 byte




    Type of media :

    Conference paper


    Type of material :

    Electronic Resource


    Language :

    English



    Experimental Study of Memristors for use in Neuromorphic Computing

    Zaman, Ayesha / Shin, Eunsung / Yakopcic, Chris et al. | IEEE | 2018


    New Design of PI Regulator Circuit Based on Three-Terminal Memristors

    Xia, Zhenglong / Zhou, Zhi / Guerrero, Josep M. et al. | BASE | 2019

    Free access

    Machine Learning With Neuromorphic Photonics

    British Library Online Contents | 2019


    Neuromorphic Learning From Noisy Data

    Merrill, Walter C. / Troudet, Terry | NTRS | 1993


    Machine Learning With Neuromorphic Photonics

    British Library Online Contents | 2019