A model is developed for phase-locked loops incorporating phasefrequency detectors. This model facilitates analysis of the loop and enables us to derive the conditions for false lock. It is shown by analysis that phase-locked loops with phase-frequency detectors are indeed capable of false lock; this theoretical result is verified by experimental results. A method for eliminating false lock is then proposed. This method was implemented in a simple circuit; we present the results of this experiment and show that the method we propose is capable of eliminating false lock.
Eliminating False Lock in Phase-Locked Loops
IEEE Transactions on Aerospace and Electronic Systems ; AES-15 , 2 ; 275-281
1979-03-01
1046304 byte
Article (Journal)
Electronic Resource
English
Predicting False Lock in Phase-Locked Loops
NTRS | 1987
|4.0804 A New Lock Detection Scheme for Phase Locked Loops and Costas Loops
British Library Conference Proceedings | 2003
|Parallel Digital Phase-Locked Loops
NTRS | 1995
|Parallel Digital Phase-Locked Loops
Online Contents | 1995