This paper presents a novel analysis and design of satellite digital transparent processors. An equivalent noise model is developed and validated to characterize the nonideal behaviours in all stages of a digital on-board processor, and the typical link-budget approach is extended to incorporate the related noise contributions. The theoretical framework is then exploited to support an explicit design procedure that relates typical link-budget performance indices to the final HW specifications of every single processing block.


    Access

    Check access

    Check availability in my library

    Order at Subito €


    Export, share and cite



    Title :

    Performance of Satellite Digital Transparent Processors Through Equivalent Noise


    Contributors:
    Sulli, V. (author) / Santucci, F. (author) / Faccio, M. (author) / Giancristofaro, D. (author)


    Publication date :

    2018-12-01


    Size :

    4797235 byte




    Type of media :

    Article (Journal)


    Type of material :

    Electronic Resource


    Language :

    English



    Performance modeling, design and FPGA-based validation of digital transparent satellite processors

    Sulli, Vincenzo / Marini, Giuseppe / Santucci, Fortunato et al. | IEEE | 2018


    Next Generation of Transparent Processors for Broadband Satellite Access Networks

    Maufroid, Xavier / Coromina, Francesc / Folio, Bénédicte et al. | AIAA | 2004


    Performance and Hardware Complexity Trade-offs for Digital Transparent Processors in 5G Satcoms

    Sulli, Vincenzo / Marini, Giuseppe / Santucci, Fortunato et al. | IEEE | 2019


    AIAA-2004-3173 Next Generation of Transparent Processors for Broadband Satellite Access Networks

    Maufroid, X. / Coromina, F. / Folio, B. et al. | British Library Conference Proceedings | 2004


    AIAA-2004-3173 Next Generation of Transparent Processors for Broadband Satellite Access Networks

    Maufroid, X. / Coromina, F. / Folio, B. et al. | British Library Conference Proceedings | 2004