The advent of broadband space communication has accelerated the need for high density, high performance, low power radiation hardened technology. A 0.25 /spl mu/m CMOS radiation enhanced ASIC library was developed and demonstrated. The library is compatible with state-of-the-art radiation tolerant commercial foundry fabrication and offers a significant advancement over the latest radiation hardened technology now in production. The Library supports 70 ps delay, 0.02 /spl mu/W/Gate/MHz power consumption and up to 7M gate/chip density, and achieves an upset rate of <1E-10 upset/bit/day in the 90% geosynchronous environment. The technology is latch-up immune and supports a total dose of >200 Krad (Si) in the natural space environment.
Low power 0.25 /spl mu/m ASIC technology for space applications
2001 IEEE Aerospace Conference Proceedings (Cat. No.01TH8542) ; 5 ; 2375-2384 vol.5
2001-01-01
1497652 byte
Conference paper
Electronic Resource
English
Structured ASIC Design for Space Systems Applications
British Library Conference Proceedings | 2005
|Mixed signal ASIC design methodology for space applications
British Library Conference Proceedings | 1999
|