With the ever-increasing demand for higher bandwidth and processing capacity of today's space exploration, space science, and defense missions, the ability to efficiently apply commercial-off-the-shelf (COTS) processors for on-board computing is now a critical need. In response to this need, NASA's new millennium program office has commissioned the development of Dependable Multiprocessor (DM) technology for use in payload and robotic missions. The Dependable Multiprocessor technology is a COTS-based, power-efficient, high-performance, highly dependable, fault-tolerant cluster computer. To date, Honeywell has successfully demonstrated a TRL4 prototype of the Dependable Multiprocessor (Ramos et al., 2005), and is now working on the development of a TRL5 prototype. For the present effort Honeywell has teamed up with the University of Florida via its high-performance computing and simulation (HCS) research laboratory, and together the team has demonstrated major elements of the Dependable Multiprocessor TRL5 system. This paper provides a detailed description of the basic Dependable Multiprocessor technology, and the TRL5 technology prototype currently under development.


    Access

    Check access

    Check availability in my library

    Order at Subito €


    Export, share and cite



    Title :

    High-performance, Dependable Multiprocessor


    Contributors:
    Ramos, J. (author) / Samson, J. (author) / Lupia, D. (author) / Troxel, I. (author) / Subramaniyan, R. (author) / Jacobs, A. (author) / Greco, J. (author) / Cieslewski, G. (author) / Curreri, J. (author) / Fischer, M. (author)

    Published in:

    Publication date :

    2006-01-01


    Size :

    843804 byte




    Type of media :

    Conference paper


    Type of material :

    Electronic Resource


    Language :

    English



    High Performance Dependable Multiprocessor II

    Samson, John / Gardner, Gary / Lupia, David et al. | IEEE | 2007



    Technology validation: NMP ST8 Dependable Multiprocessor Project

    Samson, J.R. / Ramos, J. / George, A.D. et al. | IEEE | 2006



    Technology Validation: NMP ST8 Dependable Multiprocessor Project II

    Samson, John / Gardner, Gary / Lupia, David et al. | IEEE | 2007