Multicores for critical real-time embedded systems (CRTES) may experience interference across tasks running in different cores when accessing shared hardware resources such as shared caches and memory controllers. Precise interference diagnostics (e.g., what task interferes what other task and how much) are key for the optimization and validation of safety-related real-time applications during development and to diagnose overruns during operation. The SafeSU statistics unit has been proposed recently for that purpose, and proven successful for systems-on-chip (SoCs) where interference can occur at a single centralized location (e.g., a bus). However, it is unable to monitor interference in multiple-level interconnects, especially if request ownership is not available. This article extends the SafeSU to two-level interconnects (SafeSU-2L), where interference can occur in the bus connecting the cores with a shared second-level cache (L2C), and in the DDR4 memory controller serving L2C misses, with the latter losing track of the actual core issuing each DDR4 request. In particular, the SafeSU-2L monitors some additional signals from the buses and caches to infer what core interferes with what other core in any of the shared resources. Moreover, the SafeSU-2L is integrated and tested on a four-core version of the commercial CAES Gaisler NOEL-XCKU-EX space SoC.


    Access

    Check access

    Check availability in my library

    Order at Subito €


    Export, share and cite



    Title :

    SafeSU-2L: An Advanced Multicore Interference Statistics Unit for a RISC-V Space SoC


    Contributors:

    Published in:

    Publication date :

    2025-08-01


    Size :

    3000591 byte




    Type of media :

    Article (Journal)


    Type of material :

    Electronic Resource


    Language :

    English



    RNN-Based Radio Resource Management on Multicore RISC-V Accelerator Architectures

    Paulin G. / Andri R. / Conti F. et al. | BASE | 2021

    Free access

    Dynamic interference quantification for multicore processors

    Uhrig, Sascha / Freitag, Johannes | IEEE | 2017


    Limitations of interference analyses on multicore processors

    Mutuel, Laurence / Jean, Xavier / Soulat, Romain | IEEE | 2017


    Multicore Microcontrollers for advanced transmission control units

    Leteinturier,P. / Steurich,B. / Scheibert,K. et al. | Automotive engineering | 2015


    Measuring the Impact of Interference Channels on Multicore Avionics

    VanderLeest, Steven H. / Thompson, Samuel R. | IEEE | 2020