Future space applications will demand for architectures with High Performance Computing (HPC) capabilities. In this scope, on-board computer designers will have to select between different technologies and designs, the most reliable and most efficient ones in terms of performance and power consumption. In this paper, we investigate the behavior of an Image Reconstruction Algorithm on high performance multi-core CPUs and many-core GPUs. It turns out that SAR applications can profit much more from the architecture and the capabilities of many-core GPUs than from modern multi-core CPUs. We give some remarks on how these types of HPC components can be integrated on future space-based on-board computing platforms. Throughout the paper, we illustrate by comparison the advantages and disadvantages of using GPUs over CPUs for SAR Applications. Other than this, we explain the programming and parallelization paradigms applied to the SAR application to increase its performance and efficiency on CPUs and GPUs respectively.


    Access

    Check access

    Check availability in my library

    Order at Subito €


    Export, share and cite



    Title :

    Performance evaluation of SAR image reconstruction on CPUs and GPUs


    Contributors:
    Kraja, Fisnik (author) / Murarasu, Alin (author) / Acher, Georg (author) / Bode, Arndt (author)


    Publication date :

    2012-03-01


    Size :

    625632 byte





    Type of media :

    Conference paper


    Type of material :

    Electronic Resource


    Language :

    English



    Performance of CPUs and GPUs on Deep Learning Models For Heterogeneous Datasets

    S, Nishanth / Rao, Manu S / B M, Sagar et al. | IEEE | 2022


    Benchmarking CPUs and GPUs on Embedded Platforms for Software Receiver Usage

    Pany, T. / Dampf, J. / Bär, W. et al. | British Library Conference Proceedings | 2015


    On the Achievable Speeds of Finite Difference Solvers on CPUs and GPUs

    Lohner, Rainald / Corrigan, Andrew T. / Wichmann, Karl-Robert et al. | AIAA | 2013



    CPUs im Temporausch

    Prehl, Sabine | IuD Bahn | 1997