We propose a parallel architectural scheme that allows the transmission of data in a truly parallel format at OC-192 and higher rates. The parallel signals consist of clock, frame synchronization pulse and byte wide data bits. The clock signal is transported by using the least dispersed wavelength, /spl lambda//sub 0/, like any other data signal. Therefore, simultaneous transmission of clock with data eliminates the need for clock recovery circuitry and special encoding of data using scramblers. The synchronization pulse and the byte wide data bits are transported over wavelengths /spl lambda//sub 1/.../spl lambda//sub n/ which are adjacent to /spl lambda//sub 0/. The synchronization pulse is used in acquiring and maintaining frame sync. The simultaneous byte wide data, clock and sync. pulse transportation besides lowering the operating frequency of the electronics from 10 Gb/s to 1.25 Gb/s also eliminates the need for byte alignment.


    Access

    Check access

    Check availability in my library

    Order at Subito €


    Export, share and cite



    Title :

    Parallel architectural scheme for transporting clock, data and synchronization for OC-192 using WDM


    Contributors:
    Kazi, K. (author)

    Published in:

    Proceedings of LEOS'94 ; 1 ; 205-206 vol.1


    Publication date :

    1994-01-01


    Size :

    171295 byte




    Type of media :

    Conference paper


    Type of material :

    Electronic Resource


    Language :

    English



    Parallel Architectural Scheme for Transporting Clock, Data and Synchronization Pulse for OC-192 using WDM

    IEEE; Lasers and Electro-Optics Society | British Library Conference Proceedings | 1994




    Clock Synchronization from Satellite Tracking

    Hanson, D.W. / Hamilton, W.F. | IEEE | 1971


    Pulse width modulation clock synchronization

    SCHULZ STEVEN E / TANG DAVID / KOWALEWSKI DANIEL L et al. | European Patent Office | 2023

    Free access