Real-time signal processing for a 16-channel phased array radar, including space-time adaptive processing (STAP) algorithms, has been implemented using a 29-node ruggedized version of an Intel Paragon. Techniques employed to efficiently implement each step of the signal processing are discussed. An overall throughput of 3.15 GFLOPS and processing efficiency of 48% has been achieved, indicating that embedded high performance computers can deliver a significant percentage of their advertised peak throughput under real system constraints.
Real-Time STAP demonstration on an embedded high performance computer
IEEE Aerospace and Electronic Systems Magazine ; 13 , 3 ; 15-31
1998-03-01
870373 byte
Article (Journal)
Electronic Resource
English
Online Contents | 1998
|Stap voor stap meer zitplaatsen
IuD Bahn | 2000
|OV-chipkaart komt stap voor stap dichterbij
IuD Bahn | 2005
|Reduced-rank STAP performance analysis
IEEE | 2000
|Reduced-Rank STAP Performance Analysis
Online Contents | 2000
|