Safety is a crucial requirement of On-Board Computer (OBC) design of a satellite, especially for the new type OBC-- takes FPGA as central processor. Upon that this paper proposes a plan of FPGA OBC design and adds hierarchical fault tolerant concept to enhance the reliability of the OBC system. The fault tolerant architecture can be divided into three hierarchic ranks, containing single-CPU reconfiguration, component unit transfer and dual-CPU subrogation. One of the above fault manage mode will be chosen to deal with problems according to error situation in-orbit. In the worst cases, all three modes may be used. The last part of the paper gives the functional verification approach under development for the hierarchical fault tolerant OBC design.


    Access

    Check access

    Check availability in my library

    Order at Subito €


    Export, share and cite



    Title :

    FPGA On-Board Computer design based on hierarchical fault tolerance


    Contributors:
    Lei Xing, (author) / Zhaowei Sun, (author) / Guodong Xu, (author)


    Publication date :

    2008-12-01


    Size :

    633405 byte




    Type of media :

    Conference paper


    Type of material :

    Electronic Resource


    Language :

    English



    Fault‐Tolerance Techniques for FPGA

    Yang, Mengfei / Hua, Gengxin / Feng, Yanjun et al. | Wiley | 2017


    Multilevel fault tolerance reinforcement satellite information processing system based on SRAM FPGA

    WANG SHAOJUN / MA NING / CUI XIUHAI et al. | European Patent Office | 2015

    Free access

    SEU Fault Tolerance of FPGA with Multi-Bits Input for Satellite

    Lee, Min Su / Park, Chan Gook | AIAA | 2010


    Design Study of Software-Implemented Fault-Tolerance (Sift) Computer

    J. H. Wensley / J. Goldberg / M. W. Green et al. | NTIS | 1982