Multilevel inverter (MLI) topologies are popularly used in medium-voltage, high-power applications in recent years. This is because of effective advantages of multilevel inverter such as less Total Harmonic Distortion (THD) in output voltage, higher efficiency, less stress on semiconductor power switches. In this study, new structure of MLI that uses reduced number of controlled switches, power diodes, and DC voltage sources compared to conventional MLI topology has been simulated. Topology-I is capable of producing seven, nine and eleven levels of output voltage with seven switches and topology-II can produce seventeen levels with eight switches only. A comparison of this topology with the conventional topologies has been made in terms of controlled switches, power diodes, and DC voltage sources. Nearest level control technique has been used to generate the switching pulses. Simulation of the topologies has been carried out using MATLAB/Simulink.


    Access

    Check access

    Check availability in my library

    Order at Subito €


    Export, share and cite



    Title :

    Development of Multilevel Inverter Topology with Reduced Device Count Using Smart Control Technique


    Contributors:


    Publication date :

    2018-03-01


    Size :

    6969354 byte




    Type of media :

    Conference paper


    Type of material :

    Electronic Resource


    Language :

    English



    Cascade multilevel inverter based topology with reduced switch count

    Gupta, Hemant / Yadav, Arvind / Maurya, Sanjay | IEEE | 2020


    Three-Phase Magnetic-Less Boosting Multilevel Inverter Topology With Reduced Components

    Sandeep, N. / Ali, J S M / Kumar Verma, Arun et al. | IEEE | 2019


    Single-Phase Dual Ground 7L Inverter Topology with Reduced Component Count and Stress

    Iqbal, Atif / M, Jagabar Sathik / NP, Gopinath et al. | IEEE | 2024



    Grid Integration of Photovoltaic System with a Single-Phase Reduced Switch Multilevel Inverter Topology

    Kumar, Devineni Gireesh / Ganesh, Aman / Rao, D S Naga Malleswara et al. | IEEE | 2022