This paper describes a method for developing Radiation Hardened by Design (RHBD) multicore processor Integrated Circuits (ICs) that meet specific single-event error rate targets in space environments with minimal impacts on power, area, and speed.


    Access

    Check access

    Check availability in my library

    Order at Subito €


    Export, share and cite



    Title :

    A method for efficient Radiation Hardening of multicore processors


    Contributors:


    Publication date :

    2015-03-01


    Size :

    1468633 byte




    Type of media :

    Conference paper


    Type of material :

    Electronic Resource


    Language :

    English



    Compiler extensions towards reliable multicore processors

    Nezzari, Y. / Bridges, C. P. | IEEE | 2017


    Multicore processors deliver more buying options

    British Library Online Contents | 2007


    Dynamic interference quantification for multicore processors

    Uhrig, Sascha / Freitag, Johannes | IEEE | 2017


    Realizing Energy-Efficient MultiCore Processors by Utilizing Speculative Thread-Level Parallelism

    Sato, T. / Tanaka, Y. / Sato, H. et al. | British Library Online Contents | 2007


    Limitations of interference analyses on multicore processors

    Mutuel, Laurence / Jean, Xavier / Soulat, Romain | IEEE | 2017