In this paper, we describe a parallel hardware implementation of handwritten character recognition system with neural network classifier on wavefront array processor (WAP) architecture. The WAP architecture needs no global clock for controlling the entire processors and each processing element can even be clocked differently. Thus, the clock skew becomes no longer problem and it is possible to construct massively parallel networks which are required for handwritten character recognition. We also present experimental results for the recognition of unconstrained handwritten numerals with the WAP architecture. The results were very impressive in view of real world application.


    Access

    Check access

    Check availability in my library

    Order at Subito €


    Export, share and cite



    Title :

    Parallel hardware implementation of handwritten character recognition system on wavefront array processor architecture


    Contributors:


    Publication date :

    1995-01-01


    Size :

    386637 byte




    Type of media :

    Conference paper


    Type of material :

    Electronic Resource


    Language :

    English



    Parallel Hardware Implementation of Handwritten Character Recognition System on Wavefront Array Processor Architecture

    Kim, Y.-J. / Lee, S.-W. / Kim, M.-W. | British Library Conference Proceedings | 1995


    CONFIGURABLE WAVEFRONT PARALLEL PROCESSOR

    GALARO JOSEPH / CHOW HUNGKEI | European Patent Office | 2024

    Free access

    Fuzzy Logic in Handwritten Character Recognition

    Kiselev, V. V. | British Library Online Contents | 2003


    Handwritten Hangul Character Recognition with Hierarchical Stochastic Character Representation

    Kang, K. / Kim, J. / Institute of Electrical and Electronics Engineers | British Library Conference Proceedings | 2003


    Probability Table Compression for Handwritten Character Recognition

    Cho, S. / Perrone, M. / Ratzlaff, G. et al. | British Library Conference Proceedings | 2003