FIR channels are widely utilized in the field of Digital Communications specifically in the IF phases of the receiving end. FIR channels are in all respects generally utilized in Software defined Radio to achieve the desired IF frequency. It helps in furnishing with great rejection, without changing equipment in a communication framework. Multipliers are basic design sections of most forefront processor designs and architectures. Vedic Algorithm to structure processors has been executed by a couple of makers and the results are much optimized and promising. This research work proposed the most essential utilization of a Vedic Multiplier in the structuring of a Finite Impulse Response Filter. The different post implementation elements of the created filter design are evaluated to validate the proposed design.


    Access

    Check access

    Check availability in my library

    Order at Subito €


    Export, share and cite



    Title :

    Application of Vedic Multiplier: Design of a FIR Filter


    Contributors:
    Gaur, Nidhi (author) / Kapur, Soumya (author) / Mehra, Anu (author)


    Publication date :

    2020-11-05


    Size :

    285499 byte




    Type of media :

    Conference paper


    Type of material :

    Electronic Resource


    Language :

    English



    Implementation of 9 bit Signed Vedic Multiplier on Zed Board

    Kapur, Soumya / Gaur, Nidhi / Vyas, Garima et al. | IEEE | 2018



    A COMPARATIVE STUDY OF ARITHMETIC LOGIC UNIT BASED ON VEDIC MULTIPLIER

    Sneha R. Parimal / Prof. S. R. Vaidya / Prof. M. N. Thakre | BASE | 2016

    Free access

    A 2x2 Bit Multiplier Using Hybrid 13T Full Adder with Vedic Mathematics Method

    Lee, Shing Jie / Ruslan, Siti Hawa | BASE | 2018

    Free access

    Design of IIR Filter Using Wallace Tree Multiplier

    Malviya, Karishma / Nandi, Ashutosh | IEEE | 2018