The enclosed layout transistor is an alternative to reduce the radiation sensitivity of CMOS devices by avoiding thick field oxide paths between source and drain terminals. This prevents the increase of leakage current of devices working under radiation. The commonly adopted square geometry of this design brings asymmetry between source and drain, modifying characteristics such as output conductance and capacitance, if compared to a traditional layout. Therefore, considering analog designs, this may complicate the process of mapping a nonhardened design onto a radiation tolerant version, even if the aspect ratios ($W/L$) of the transistors are designed to be the same. In this article, we propose a pseudosymmetric version of enclosed layout devices in order to better approximate its electrical characteristics to the conventional layout style. This way, no significant modification on simulation and design validation flow is necessary. The devices were fabricated in a 130 nm process, being then characterized and compared with regular (nonsymmetric) ELTs as well as to conventional (two-edge) layout transistors. Results show a good agreement between the tested parameters of the pseudosymmetric ELTs and the correspondent two-edge devices.


    Access

    Check access

    Check availability in my library

    Order at Subito €


    Export, share and cite



    Title :

    Pseudosymmetric Enclosed Layout Transistors for Radiation Hardened Analog Applications




    Publication date :

    2023-04-01


    Size :

    1155803 byte




    Type of media :

    Article (Journal)


    Type of material :

    Electronic Resource


    Language :

    English



    One-micrometer radiation-hardened complementary metal oxide semiconductor for cryogenic analog applications [2226-09]

    Groves, I. / Brown, G. / Pollack, G. et al. | British Library Conference Proceedings | 1994



    Radiation hardened memories for space applications

    Haddad, N.F. / Brown, R.D. / Doyle, S. et al. | IEEE | 2001


    Advanced node-splitting techniques for radiation-hardened analog/mixed-signal circuits

    Holman, W. Timothy / Bhuva, Bharat L. / Kauppila, Jeffrey S. et al. | IEEE | 2016