The visual based Lane Departure Warning System (LDWS) is one of the emerging systems for reducing traffic accidents. In this paper, we extend our peak-finding based lane detection algorithm and the spatiotemporal based dual warning mechanisms to an integrated H/S co-design system. The proposed digital hardware scheme was built by extracting the regular high-computation modules from the entire LDWS algorithm. An innovative buffering circuit design, the Vertical Shifter (VS), is presented to speed up the in-circuit communication time. The whole system has been developed in an FPGA platform embedded with Nios II processor. Generally, our integrated H/S LDWS is capable of more flexible control capability associated with novel hardware accelerator in a system on a programmable chip (SOPC).


    Access

    Check access

    Check availability in my library

    Order at Subito €


    Export, share and cite



    Title :

    A Lane Departure Warning System with FPGA modular design


    Contributors:


    Publication date :

    2012-07-01


    Size :

    543191 byte




    Type of media :

    Conference paper


    Type of material :

    Electronic Resource


    Language :

    English



    LANE DEPARTURE WARNING METHOD AND LANE DEPARTURE WARNING SYSTEM

    LI JUNHUA / GUO DAOYAN | European Patent Office | 2022

    Free access

    Lane departure warning system and lane departure warning method

    WOO JEONG WOO / KIM KI DAE / MANOHAR BABU et al. | European Patent Office | 2017

    Free access

    LANE DEPARTURE WARNING METHOD AND LANE DEPARTURE WARNING SYSTEM

    LI JUNHUA / GUO DAOYAN | European Patent Office | 2022

    Free access

    Lane departure warning method and lane departure warning system

    LI JUNHUA / GUO DAOYAN | European Patent Office | 2025

    Free access

    LANE DEPARTURE WARNING APPARATUS AND LANE DEPARTURE WARNING METHOD

    TANAKA HIROMICHI | European Patent Office | 2017

    Free access