This paper describes a digital real time image demosacking implementation for high definition video cameras. It comprises one buffer for three pixel rows and one interpolator based on bilinear interpolation. It has been implemented with HDL-Verilog and mapped onto Virtex-4 XC4VLX25 from Xilinx; for a clock frequency of 150MHZ, its throughput is 72 frames per second. This implementation may be used as an intellectual property for FPGA's or SoC.
A Digital Real Time Image Demosaicking Implementation for High Definition Video Cameras
2008-09-01
253353 byte
Conference paper
Electronic Resource
English
A joint demosaicking-zooming scheme for single chip digital color cameras
British Library Online Contents | 2007
|Demosaicking methods for Bayer color arrays
British Library Online Contents | 2002
|Demosaicking using artificial neural networks [3962-12]
British Library Conference Proceedings | 2000
|High Precision Real-time 3D Tracking Using Cameras
AIAA | 2011
|