This paper describes a digital real time image demosacking implementation for high definition video cameras. It comprises one buffer for three pixel rows and one interpolator based on bilinear interpolation. It has been implemented with HDL-Verilog and mapped onto Virtex-4 XC4VLX25 from Xilinx; for a clock frequency of 150MHZ, its throughput is 72 frames per second. This implementation may be used as an intellectual property for FPGA's or SoC.


    Access

    Check access

    Check availability in my library

    Order at Subito €


    Export, share and cite



    Title :

    A Digital Real Time Image Demosaicking Implementation for High Definition Video Cameras




    Publication date :

    2008-09-01


    Size :

    253353 byte




    Type of media :

    Conference paper


    Type of material :

    Electronic Resource


    Language :

    English



    A joint demosaicking-zooming scheme for single chip digital color cameras

    Zhang, L. / Zhang, D. | British Library Online Contents | 2007


    Demosaicking methods for Bayer color arrays

    Ramanath, R. / Snyder, W. E. / Bilbro, G. L. et al. | British Library Online Contents | 2002


    Demosaicking using artificial neural networks [3962-12]

    Kapah, O. / Hel-Or, H. Z. / International Society for Optical Engineering | British Library Conference Proceedings | 2000


    High Precision Real-time 3D Tracking Using Cameras

    Mannberg, Mikael / Silson, Peter / Tsourdos, Antonios et al. | AIAA | 2011