This work describes a hardware architecture implementation of the morphological associative memories (MAM) using reconfigurable hardware devices such as FPGA (Field Programmable Gates Arrays) and its applications in pattern recognition systems. Both learning and recognition processes of the MAM are implemented by means of a parallel architecture using VHSIC Hardware Description Language, obtaining high speed of processing. The performance of the modeled architecture was evaluated when Morphological Hetero associative Memories (MHM) in both max and min types are used. Our proposal was tested to signal recognitions, for this purpose, it was necessary to implement an acquisition and memory systems.


    Access

    Check access

    Check availability in my library

    Order at Subito €


    Export, share and cite



    Title :

    An Efficient Morphological Associative Memories Hardware Implementation for Pattern Recognition Applications




    Publication date :

    2010-09-01


    Size :

    831597 byte




    Type of media :

    Conference paper


    Type of material :

    Electronic Resource


    Language :

    English



    Image Recognition Processor based on Morphological Associative Memories

    Guzman, Enrique / Alvarado, Selene / Pogrebnyak, Oleksiy et al. | IEEE | 2007


    Morphological Scale Spaces and Associative Morphological Memories Results on Robustness and Practical Applications

    Raducanu, B. / Grana, M. / Albizuri, F. X. | British Library Online Contents | 2003


    Associative memories in space applications.

    Gunderson, D. C. | NTRS | 1966


    Reconstruction of Patterns from Noisy Inputs Using Morphological Associative Memories

    Ritter, G. X. / Urcid, G. / Iancu, L. | British Library Online Contents | 2003


    Towards Generalizable Associative Skill Memories

    Hakan Girgin / Emre Ugur | BASE | 2017

    Free access