Cryptography is the best way to provide security and Cryptographic implementations on FPGA provides hardware security advantage along with it. ECC (Elliptic Curve Cryptography) provides the best security among all other standards. The only disadvantage of it was performance because of it's a type of Asymmetric Cryptography. In some literature we study about trade-off between security and performance in terms of speed and complexity of the system. In this Paper we provide efficient approach for Cryptography where Security is improved with improvement in performance by replacing the conventional multiplier (16 bit) by Vedic multiplier (32 bit). The proposed multiplier recursively processes data as 32-bit double words. This multiplier when employed in ECC algorithm reduces drastically the total area utilization. The complete proposed design is synthesized and simulated using Xilinx 14.5 software. Experimental findings show a remarkable improvement in area efficiency, time complexity, and power requirements when comparing with other such implementations.


    Access

    Check access

    Check availability in my library

    Order at Subito €


    Export, share and cite



    Title :

    Fast, Secure and Efficient Vedic Approach for Cryptographic implementations on FPGA


    Contributors:


    Publication date :

    2018-03-01


    Size :

    6568452 byte




    Type of media :

    Conference paper


    Type of material :

    Electronic Resource


    Language :

    English



    Improvement of pipelines implementations in FPGA designs

    Thirer, Nonel / David, Yitzhak / Zedaka, I. Baal et al. | SPIE | 2006


    FPGA-Based Implementations of Quadrature Mirror Filter Banks

    Al-Haj, A. | British Library Online Contents | 2007


    Secure Boot Revisited: Challenges for Secure Implementations in the Automotive Domain

    Kaneti, Liron / Stöttinger, Marc / Böhner, Martin et al. | SAE Technical Papers | 2020


    FPGA Implementation of Arbiter PUFs for ideal Cryptographic Key Generation

    Anitha, Komma / Kumar Gopathoti, Kiran / Rajeswari, J et al. | IEEE | 2021