Smart transducer interfaces are promising technologies for the next generation safety-critical avionics applications. In this paper we present two fault tolerant smart transducer interface architectures based on the IEEE 1451 standard. FPGA is the hardware platform that has been selected for the development of the proposed architectures. The first interface architecture is a single-chip solution while the second one is dual-chip. Reliability and safety analysis for both architectures is also carried out. A special attention is paid to the description of the single-chip interface implementation using the Spartan-6 LX45T Xilinx FPGA. The resulting prototype is used to validate fault tolerance mechanisms and real-time performance of the single-chip interface.


    Access

    Check access

    Check availability in my library

    Order at Subito €


    Export, share and cite



    Title :

    Fault tolerant smart transducer interfaces for safety-critical avionics applications


    Contributors:


    Publication date :

    2013-10-01


    Size :

    927737 byte





    Type of media :

    Conference paper


    Type of material :

    Electronic Resource


    Language :

    English



    Fault tolerant smart transducer interfaces for safety-critical avionics applications

    Bouanen, Safwen / Thibeault, Claude / Savaria, Yvon et al. | IEEE | 2013

    Free access

    Fault tolerant avionics

    HILLS, ANDY / MIRZA, NISAR | AIAA | 1988


    Reconfigurable fault tolerant avionics system

    Ibrahim, Mohamed Mahmoud / Asami, Kenichi / Cho, Mengu | IEEE | 2013


    Fault Tolerant Virtual Machine Architecture for Advanced Avionics Applications

    Ozols, J. / Pederson, D. A. / IEEE et al. | British Library Conference Proceedings | 1993


    Fault Tolerant Avionics Systems Architectures Study

    L. R. Murphy / A. A. Avizienis / D. A. Rennels et al. | NTIS | 1974