This work describes a hardware architecture implementation of an associative memory neural network (AMNN) using reconfigurable hardware devices such as FPGA (Field Programmable Gates Arrays) and its applications in image pattern recognition systems. An associative memory is a content-addressable structure that maps specific input representations to specific output representations.  It is a system that "associates" two patterns (X, Y) such that when one is encountered, the  other can be recalled. In the design, learning and  recognizing algorithms for the neural network are implemented by using VHSIC Hardware Description Language. FPGA is used for implementation because they can reduce development time greatly, ease of fast reprogramming, low price, flexible architecture and permitting fast and non expensive implementation of the whole system. The architecture was evaluated as image recognizing system. Likewise, it was necessary to implement and acquisition stage.


    Access

    Check access

    Check availability in my library

    Order at Subito €


    Export, share and cite



    Title :

    Hardware Architecture for FPGA Implementation of a Neural Network and Its Application in Images Processing


    Contributors:


    Publication date :

    2008-09-01


    Size :

    277292 byte




    Type of media :

    Conference paper


    Type of material :

    Electronic Resource


    Language :

    English



    FAST STAR TRACKER HARDWARE IMPLEMENTATION ON A FPGA DEVICE

    Wielligh, Chris Von / Barnard, Arno / Visagie, Lourens | TIBKAT | 2020



    Rank Based Optimized Sorting Network Architecture for Hardware Implementation of ROF

    Meena, S. M. / Linganagouda, K. / Visual Information Engineering Network (Institution of Engineering and Technology) | British Library Conference Proceedings | 2006



    Developing a High Channel Count FPGA Based EGSE Architecture Utilizing COTS Hardware

    van Meeteren, Mike / Brass, Tom / Phelan, Patrick T. et al. | IEEE | 2023