We have focused on the main scaling issues associated with symmetric multiprocessor architectures. As a solution, we have devised an optical binary tree architecture based on optical time division multiplexing consisting of dual Y-junction splitter/combiner for backplane and on-board interconnections. We have shown the design of 1x8 splitter with loss of 8.325dB for backplane and lx4 splitters with losses of 6.53dB for onboard interconnection. This optical SMP network provides distinct performance and cost advantages over traditional electronic interconnect and even over other optical interconnection networks.


    Access

    Check access

    Check availability in my library

    Order at Subito €


    Export, share and cite



    Title :

    Y-junction based addressing in optical symmetric multiprocessor networks


    Contributors:
    Kodi, A.K. (author) / Louri, A. (author)


    Publication date :

    2001-01-01


    Size :

    253232 byte





    Type of media :

    Conference paper


    Type of material :

    Electronic Resource


    Language :

    English



    ThX4 Y-Junction based Addressing in Optical Symmetric Multiprocessor Networks

    IEEE | British Library Conference Proceedings | 2001


    Multiprocessor architectures using POPS interconnection networks

    Teza, J. P. / Chiarulli, D. M. / Levitan, S. P. et al. | British Library Conference Proceedings | 1995


    Partitioned Optical Passive Star (POPS) Multiprocessor Interconnection Networks with Distributed Control

    Chiarulli, D. M. / Levitan, S. P. / Melhem, R. P. et al. | British Library Online Contents | 1996


    Embedded multiprocessor system

    Emerald Group Publishing | 2001


    Multiprocessor monitoring system

    Blazek, Z. / Jelinek, I. | Tema Archive | 1992