Majority of the logic decoder has the capability to correct large scale errors and make it suitable for memory applications. It requires large decoding time, where it will affect the application performance. The memory read-write time can be reduced by introducing the fault detection technique for data read operation. This technique reduces the area and also the power consumption.


    Access

    Check access

    Check availability in my library

    Order at Subito €


    Export, share and cite



    Title :

    ML Algorithm based Error Detection and Correction for Better Reliability


    Contributors:


    Publication date :

    2020-11-05


    Size :

    77540 byte




    Type of media :

    Conference paper


    Type of material :

    Electronic Resource


    Language :

    English




    Detection and Correction for Measurement Error

    Lane, D. W. | SAE Technical Papers | 1965


    ERROR CORRECTION HARDWARE WITH FAULT DETECTION

    JALAN SAKET / PRATHAPAN INDU / KARKISAVAL ABHISHEK GANAPATI | European Patent Office | 2018

    Free access

    ERROR CORRECTION HARDWARE WITH FAULT DETECTION

    JALAN SAKET / PRATHAPAN INDU / KARKISAVAL ABHISHEK GANAPATI | European Patent Office | 2021

    Free access

    An error correction algorithm for forward collision warning applications

    Pinto Neto, Joao B. / Gomes, Lucas C. / Castanho, Eduardo M. et al. | IEEE | 2016