Hi-rel ASIC that functions in spacecrafts has to be optimized for performance, power and area, in addition to high reliability and quality standards, which demands adoption of state-of-the-art design methodologies and EDA tools for chip design. This paper explains the challenges in the development of multifunctional asynchronous ASIC and how these challenges were overcome by use of concurrent optimization methods with scenarios approach and physical aware synthesis methodology for quick timing closure. The DFT methodology adopted for realization of highly constrained form-fit device and ATPG to achieve the required coverage are also brought out with a case study.


    Access

    Check access

    Check availability in my library

    Order at Subito €


    Export, share and cite



    Title :

    Hi-rel ASIC Design and Development - A Case Study


    Contributors:


    Publication date :

    2018-03-01


    Size :

    5465422 byte




    Type of media :

    Conference paper


    Type of material :

    Electronic Resource


    Language :

    English



    Hi-reI ASIC Design and Development - A Case Study

    Padmapriya, K. / Varaprasad, B.K.S.V.L. / Lekshmi, V. et al. | IEEE | 2018


    ASIC design for monobit receiver

    Pok, D. / Chen, C.I.H. / Montgomery, C. et al. | Tema Archive | 1997



    ASIC design and analysis using the system design synthesis tool: four case studies

    Dettmer, J.R. / Alvarez, E.B. / Feldberg, I.E. et al. | Tema Archive | 1990