An efficient algorithm for real-time digital quadrature demodulation is presented. It can be implemented with a pair of quadrature highpass finite impulse response filters and decimators. The filters are derived from a quarter-band lowpass filter prototype through the use of appropriate transformations. The implementation of the algorithm using VLSI technology is discussed.<>


    Access

    Check access

    Check availability in my library

    Order at Subito €


    Export, share and cite



    Title :

    A wide bandwidth digital quadrature demodulator for electronic warfare receivers


    Contributors:
    Inkol, R.J. (author) / Saper, R.H. (author) / Zhang, G. (author)


    Publication date :

    1993-01-01


    Size :

    455511 byte




    Type of media :

    Conference paper


    Type of material :

    Electronic Resource


    Language :

    English



    A high performance, wide bandwidth, low cost FPGA-based quadrature demodulator

    Langlois, J.M.P. / Al-Khalili, D. / Inkol, R.J. | Tema Archive | 1999


    Sensitivity of digital electronic warfare receivers

    Hedge, J. / Tsui, J.B.Y. / Sharpin, D. | Tema Archive | 1990


    Digital Synchronous Demodulator

    Woodhouse, Christopher E. | NTRS | 1992


    Digital Demodulator-Correlator

    J. W. Layland / W. L. Martin / A. I. Zygielbaum et al. | NTIS | 1977


    Bandwidth and power efficient satellite TDMA demodulator and decoder

    AMES, STEPHEN / MONTE, PAUL / HOEBER, CHRISTOPHER et al. | AIAA | 1988