An efficient algorithm for real-time digital quadrature demodulation is presented. It can be implemented with a pair of quadrature highpass finite impulse response filters and decimators. The filters are derived from a quarter-band lowpass filter prototype through the use of appropriate transformations. The implementation of the algorithm using VLSI technology is discussed.<>
A wide bandwidth digital quadrature demodulator for electronic warfare receivers
1993-01-01
455511 byte
Conference paper
Electronic Resource
English
A high performance, wide bandwidth, low cost FPGA-based quadrature demodulator
Tema Archive | 1999
|Sensitivity of digital electronic warfare receivers
Tema Archive | 1990
|Digital Synchronous Demodulator
NTRS | 1992
|Digital Demodulator-Correlator
NTIS | 1977
|