An apparatus comprises a divide/square-root pipeline comprising: a plurality of divide/square-root iteration pipeline stages each to perform a respective iteration of a digit-recurrence divide or square root operation; and signal paths to supply outputs generated by one divide/square root iteration pipeline stage in one iteration as inputs to a subsequent divide/square root iteration pipeline stage of the divide/square-root pipeline for performing a subsequent iteration of the digit-recurrence divide or square root operation. The divide/square-root pipeline is capable of performing the digit-recurrence divide or square root operation on a floating-point operand to generate a floating-point result.


    Access

    Download


    Export, share and cite



    Title :

    Divide/square-root pipeline and method


    Publication date :

    2021-08-18


    Type of media :

    Patent


    Type of material :

    Electronic Resource


    Language :

    English



    Square Root Quaternion Estimation

    Pittelkau, Mark | AIAA | 2002


    Discrete square root smoothing

    KAMINSKI, P. / BRYSON, JR., A. | AIAA | 1972


    Square-Root Unscented Schmidt-Kalman Filter

    Jeroen L Geeraert | Online Contents | 2017



    Square-Root Unscented Schmidt–Kalman Filter

    Geeraert, Jeroen L. / McMahon, Jay W. | AIAA | 2018