Signal integrity in high-speed applications is dependent on both the underlying device performance and electronic packaging methods. The maturity of chip-on-board (COB) packaging technology using wire bonding makes it a cost beneficial option for the mass production of high-speed optical transceivers. However, wire bonding introduces parasitic inductance associated with the length of the bond wires that limits the scalability of the system for higher data throughput. A high-speed optical transceiver package according to a first proposed configuration minimizes packaging related parasitic inductance by vertically integrating components using flip-chip bonding. A high-speed optical transceiver package according to a second proposed configuration minimizes packaging related parasitic inductance with horizontal tiling of components using a chip carrier and flip-chip bonding.
INTEGRATION OF SILICON PHOTONICS IC FOR HIGH DATA RATE
INTEGRATION VON SILICIUM-PHOTONIK-IC FÜR HOHE DATENRATE
INTÉGRATION DE CIRCUIT INTÉGRÉ PHOTONIQUE EN SILICIUM À HAUT DÉBIT DE DONNÉES
2021-07-21
Patent
Electronic Resource
English
Hybrid integration for silicon photonics applications
British Library Online Contents | 2012
|