In general when considering cache coherence, write back schemes are the default. These schemes invalidate all other copies of a data block during a write. In this paper we propose several hybrid schemes that will switch between updating and invalidating on processor writes at runtime, depending on program conditions. This kind of approaches tend to improve the overall performance of systems in numerous fields ranging from the Information Security to the Civil Aviation. We created our own cache simulator on which we could implement our schemes, and generated data sets from both commercial benchmarks and through artificial methods to run on the simulator. We analyze the results of running the benchmarks with various schemes, and suggest further research that can be done in this area.
Hybrid update / invalidate schemes for cache coherence protocols
2016
Article (Journal)
Electronic Resource
Unknown
Metadata by DOAJ is licensed under CC BY-SA 1.0
A Case Study on the Verification of Cache Coherence Protocols
British Library Online Contents | 2004
|Hardware Cache Coherence Protocol
British Library Online Contents | 2004
|Safety clothing - Cheap or unsuitable clothing costs lives and may invalidate insurance
Online Contents | 2008
Modification of Cache Coherence Protocol for the Distributed Environment
British Library Online Contents | 1993
|A Coherence-Replacement Protocol for Web Proxy Cache Systems
British Library Online Contents | 2006
|