Over the past few decades, the design of mass memory controllers for space applications has been heavily influenced by the development of memory technology, as well as user interface technology for specific space applications. Adaption to a new memory and user technology implies redesigning large parts of the mass memory controller. In the context of this work, an architecture for mass memory controller has been developed in an effort to improve reusability and adaptability while remaining as independent as possible from the memory and user technology. The new memory controller architecture uses as many generic building blocks as possible along with an interrupt-driven and block-based random memory access manner to read/write the memory array. Data transfer between user interface and memory interface can be easily managed by a software-based method that reduces design costs, especially development time. With the use of a standardized interconnect, the controller architecture offers high extensibility. A Reed Solomon error-correcting code in a deep pipeline, capable of correcting up to double symbols and detecting up to triple symbols, offers a high-performance encoding and decoding process. Memory scrubbing is used in conjunction with the Reed Solomon error-correction code to guarantee high data integrity. A hybrid redundancy concept allows for a partially redundant controller architecture that offers a good trade-off between reliability and resource utilization.


    Access

    Download

    Check availability in my library


    Export, share and cite



    Title :

    A Generic, Extensible Mass Memory Controller Architecture for Short-Term and Long-Term Storage in Space Applications


    Additional title:

    Eine generische, erweiterbare Architektur für Massenspeichercontroller zur kurz-und langfristigen Speicherung in Raumfahrtanwendungen


    Contributors:

    Publication date :

    2024



    Type of media :

    Miscellaneous


    Type of material :

    Electronic Resource


    Language :

    English


    Classification :

    DDC:    629.1




    Short-term and long-term memory on an edge device

    AGRAWAL AVNEESH / VALIAPARAMBIL ARUN / GUDENA TEJESWARA RAO et al. | European Patent Office | 2025

    Free access

    SHORT-TERM AND LONG-TERM MEMORY ON AN EDGE DEVICE

    AGRAWAL AVNEESH / VALIAPARAMBIL ARUN / GUDENA TEJESWARA RAO et al. | European Patent Office | 2021

    Free access

    Short-term and long-term memory on an edge device

    AGRAWAL AVNEESH / VALIAPARAMBIL ARUN / GUDENA TEJESWARA RAO et al. | European Patent Office | 2023

    Free access

    SHORT-TERM AND LONG-TERM MEMORY ON AN EDGE DEVICE

    AGRAWAL AVNEESH / VALIAPARAMBIL ARUN / GUDENA TEJESWARA RAO et al. | European Patent Office | 2023

    Free access