Reversible logic is one of the emerging technologies having promising applications in quantum computing. The aim of this project is to design the schematic and simulation for a 32 bit RISC processor using reversible logic peres gate. Beside the functional development, by optimizing the speed of our processor in every block which is inside that, and to minimize the overall delay conventional gates are replaced with reversible gates. This reversible gates which are applicable in Nano technology, Quantum computing, Low power CMOS, Optical computing. This RISC embodies 15 basic instructions involving Arithmetic, Logical, Data Transfer and control instructions. To implement these instructions the design incorporates various design blocks like Control Unit CU , Arithmetic and Logic Unit ALU , Accumulator, Program Counter PC , Instruction Register IR , Memory and additional logic. Design is implemented and verified in VHDL in Xilinx 14.3. Jyoti Choudhary | Mahesh Kumar Sharma "Implementation of 32-Bit RISC Processor using Reversible Gates" Published in International Journal of Trend in Scientific Research and Development (ijtsrd), ISSN: 2456-6470, Volume-3 | Issue-5 , August 2019, URL: https://www.ijtsrd.com/papers/ijtsrd26709.pdf


    Access

    Download


    Export, share and cite



    Title :

    Implementation of 32 Bit RISC Processor using Reversible Gates


    Contributors:

    Publication date :

    2019-07-23


    Remarks:

    oai:zenodo.org:3591489
    International Journal of Trend in Scientific Research and Development 3(5) 1789-1793



    Type of media :

    Article (Journal)


    Type of material :

    Electronic Resource


    Language :

    English



    Classification :

    DDC:    629




    Design and Implementation of a Smart Home System Based on the RISC-V Processor

    Lu, Liangliang / Zhang, Ming / He, Dingxin | IEEE | 2020


    A multichip module based RISC processor with programmable hardware

    Newell, M. / Fang, W.C. / Johannesson, R. et al. | Tema Archive | 1995


    ERC 32 Radiation Tolerant RISC Processor; Tolerance to Radiation

    Corbiere, T. / Gaisler, J. / European Space Agency | British Library Conference Proceedings | 1997


    ERC 32 Radiation Tolerant RISC Processor; Tolerance to Radiation

    Corbiere, T. / Gaisler, J. | British Library Online Contents | 1997


    OPTIMIZING HIGH SPEED AND POWER CARRY SAVE ARITHMETIC CIRCUITS USING RISC PROCESSOR

    Pavani, Katta / Kanchimani, Syamala | BASE | 2017

    Free access