El pdf del artículo es la versión pre-print: arXiv:1302.7007 ; Conventional neuro-computing architectures and artificial neural networks have often been developed with no or loose connections to neuroscience. As a consequence, they have largely ignored key features of biological neural processing systems, such as their extremely low-power consumption features or their ability to carry out robust and efficient computation using massively parallel arrays of limited precision, highly variable, and unreliable components. Recent developments in nano-technologies are making available extremely compact and low power, but also variable and unreliable solid-state devices that can potentially extend the offerings of availing CMOS technologies. In particular, memristors are regarded as a promising solution for modeling key features of biological synapses due to their nanoscale dimensions, their capacity to store multiple bits of information per element and the low energy required to write distinct states. In this paper, we first review the neuro- and neuromorphic computing approaches that can best exploit the properties of memristor and scale devices, and then propose a novel hybrid memristor-CMOS neuromorphic circuit which represents a radical departure from conventional neuro-computing approaches, as it uses memristors to directly emulate the biophysics and temporal dynamics of real synapses. We point out the differences between the use of memristors in conventional neuro-computing architectures and the hybrid memristor-CMOS circuit proposed, and argue how this circuit represents an ideal building block for implementing brain-inspired probabilistic computing paradigms that are robust to variability and fault tolerant by design. © 2013 IOP Publishing Ltd. ; This work was supported by the European CHISTERA program, via the ‘Plasticity in NEUral Memristive Architectures’ (PNEUMA) project. ; Peer Reviewed


    Access

    Download


    Export, share and cite



    Title :

    Integration of nanoscale memristor synapses in neuromorphic computing architectures



    Publication date :

    2013-01-01



    Type of media :

    Article (Journal)


    Type of material :

    Electronic Resource


    Language :

    English


    Classification :

    DDC:    629



    Analysis of Lithium Niobate Memristor Devices for Neuromorphic Programability

    Zaman, Ayesha / Yakopcic, Chris / Wang, Shu et al. | IEEE | 2019


    Neuromorphic Computing Architectures for EnergyEfficient Edge Devices in Autonomous Vehicles

    Pradhan, Rahul / Gummadi, Annapurna / Tanusha, P. et al. | IEEE | 2024


    Radiation-Induced Noise Resilience of Neuromorphic Architectures

    Roffe, Seth / Akolkar, Himanshu / George, Alan et al. | AIAA | 2023



    Comparison of Three Different Architectures for MOS-Compatible Quadratic Synapses

    Fakhraie, S. M. / Smith, K. C. / Xu, J. M. et al. | British Library Conference Proceedings | 1994