Access

    Access via TIB

    Check availability in my library

    Order at Subito €


    Export, share and cite



    Title :

    Synthesis of Easily Testable AND-EXOR Networks


    Contributors:
    Debnath, D. (author)


    Publication date :

    2011-01-01


    Size :

    5 pages



    Type of media :

    Article (Journal)


    Type of material :

    Print


    Language :

    English


    Classification :

    DDC:    004



    A Fast-Turnaround, Easily Testable ASIC Chip for Serial Bus Control

    Ellis, Don / Trivedi, Shailesh | SAE Technical Papers | 1987


    A Fast-Turnaround, Easily Testable ASIC Chip for Serial Bus Control

    Ellis,D. / Trivedi,S. | Automotive engineering | 1987


    Modular testable release mechanism

    ERIAN HANY F | European Patent Office | 2017

    Free access

    HARDWARE TESTABLE CLOSE-IN WEAPONS SYSTEM

    European Patent Office | 2023

    Free access

    HARDWARE TESTABLE CLOSE-IN WEAPONS SYSTEM

    HONG HYUN WOOK / KIM SANG HYUN | European Patent Office | 2022

    Free access