Modelling and Verification of Pipelined Micro-Architectures: Functional Approach
INTERNATIONAL JOURNAL OF COMPUTERS AND APPLICATIONS ; 32 , 1 ; 84-92
2010-01-01
9 pages
Article (Journal)
English
DDC: | 004.16 |
© Metadata Copyright the British Library Board and other contributors. All rights reserved.
Functional verification of signature detection architectures for high speed network applications
British Library Online Contents | 2012
|Formal verification of layered sensing architectures
IEEE | 2010
|Modelling of Systems Architectures
Wiley | 2022
|Verifying a Pipelined Microprocessor
British Library Conference Proceedings | 2000
|Verifying a pipelined microprocessor
IEEE | 2000
|