Architectural Exploration of Chip-Scale Photonic Interconnection Network Designs Using Physical-Layer Analysis
JOURNAL OF LIGHTWAVE TECHNOLOGY ; 28 , 9 ; 1305-1315
2010-01-01
11 pages
Article (Journal)
English
DDC: | 621.3692 |
© Metadata Copyright the British Library Board and other contributors. All rights reserved.
Silicon photonic terabit/s network-on-chip for datacenter interconnection
British Library Online Contents | 2018
|Physical Layer Scalability Demonstration of a WDM Packet Interconnection Network
British Library Conference Proceedings | 2004
|A Novel Two-Layer Passive Optical Interconnection Network for On-Chip Communication
British Library Online Contents | 2014
|On-Chip Wireless Optical Broadcast Interconnection Network
British Library Online Contents | 2010
|