Access

    Access via TIB

    Check availability in my library

    Order at Subito €


    Export, share and cite



    Title :

    Architectural Exploration of Chip-Scale Photonic Interconnection Network Designs Using Physical-Layer Analysis


    Contributors:
    Chan, J. (author) / Hendry, G. (author) / Biberman, A. (author) / Bergman, K. (author)

    Published in:

    Publication date :

    2010-01-01


    Size :

    11 pages



    Type of media :

    Article (Journal)


    Type of material :

    Print


    Language :

    English


    Classification :

    DDC:    621.3692



    Silicon photonic terabit/s network-on-chip for datacenter interconnection

    Zhang, Chong / Bowers, John E. | British Library Online Contents | 2018


    Physical Layer Scalability Demonstration of a WDM Packet Interconnection Network

    Lasers and Electro-optics Society (Institute of Electrical and Electronics Engineers) | British Library Conference Proceedings | 2004


    Physical layer scalability demonstration of a WDM packet interconnection network

    Liboiron-Ladouceur, O. / Wei Lu, / Small, B.A. et al. | IEEE | 2004


    A Novel Two-Layer Passive Optical Interconnection Network for On-Chip Communication

    Chen, K. / Gu, H. / Yang, Y. et al. | British Library Online Contents | 2014


    On-Chip Wireless Optical Broadcast Interconnection Network

    Zhou, H. / Li, Z. / Shang, L. et al. | British Library Online Contents | 2010