New systolic array processor architecture for simultaneous discrete convolution of an image plane with multiple filter coefficient sets
JOURNAL OF ELECTRONIC IMAGING ; 16 , 1 ; 013014
2007-01-01
13014 pages
Article (Journal)
English
DDC: | 535.84 |
© Metadata Copyright the British Library Board and other contributors. All rights reserved.
Systolic Processor Array for Recognition of Spectra
Online Contents | 1995
Systolic Processor Array For Recognition Of Spectra
NTRS | 1995
|Applications of the Systolic Cellular Array Processor (SCAP)
British Library Conference Proceedings | 1994
|Fixed-Interval and Minimum Variance convolution and Systolic Array Implementation
British Library Online Contents | 1999
|