Access

    Access via TIB

    Check availability in my library

    Order at Subito €


    Export, share and cite



    Title :

    A Genetic Algorithm Hardware Accelerator for VLSI Circuit Partitioning


    Contributors:
    Areibi, S. (author) / Moussa, M. (author) / Koonar, G. (author)


    Publication date :

    2005-01-01


    Size :

    18 pages



    Type of media :

    Article (Journal)


    Type of material :

    Print


    Language :

    English


    Classification :

    DDC:    004



    Pin-Type Based VLSI Partitioning

    Uygur, Gürkan / Sattler, Sebastian M. | VDE-Verlag | 2014


    Toward Color Image Segmentation in Analog VLSI: Algorithm and Hardware

    Perez, F. / Koch, C. | British Library Online Contents | 1994


    Hardware accelerator for online estimation

    PARRA VILCHIS JOSE IGNACIO / ALDANA LOPEZ RODRIGO / GOMEZ GUTIERREZ DAVID et al. | European Patent Office | 2021

    Free access

    HARDWARE ACCELERATOR FOR ONLINE ESTIMATION

    PARRA VILCHIS JOSE IGNACIO / ALDANA LOPEZ RODRIGO / GOMEZ GUTIERREZ DAVID et al. | European Patent Office | 2019

    Free access

    Optoelectronic VLSI Circuit Fabrication

    IEEE; Lasers and Electro-Optics Society | British Library Conference Proceedings | 1993