Access

    Access via TIB

    Check availability in my library

    Order at Subito €


    Export, share and cite



    Title :

    A Coding Method for UVLC Targeting Efficient Decoder Architecture



    Conference:

    3rd:; International symposium, Image and signal processing and analysis; ISPA 2003 ; 2003 ; Rome



    Publication date :

    2003-01-01


    Size :

    6 pages


    Remarks:

    IEEE cat no: 03EX651




    Type of media :

    Conference paper


    Type of material :

    Print


    Language :

    English





    VLSI Architecture For Viterbi Decoder

    Hsu, In-Shek / Truong, Trieu-Kie / Reed, I. S. et al. | NTRS | 1990


    An efficient encoder-decoder CNN architecture for reliable multilane detection in real time

    Chougule, Shriyash / Ismail, Asad / Soni, Ajay et al. | IEEE | 2018


    Reconfigurable Architecture for High Performance Turbo Decoder

    Mathana, J.M.M. / Rangarajan, P. | British Library Online Contents | 2012


    Reconfigurable Architecture For High Performance Turbo Decoder

    Mathana, Joseph Michael M. / Rangarajan, Parthasarathy | British Library Online Contents | 2012