Access

    Access via TIB

    Check availability in my library

    Order at Subito €


    Export, share and cite



    Title :

    Compact two-step parallel modified-signed-digit adder/substractor based on binary logic operations using electron-trapping devices [3805-05]


    Contributors:

    Conference:

    Meeting, Photonic devices and algorithms for computing ; 1999 ; Denver; CO



    Publication date :

    1999-01-01


    Size :

    10 pages




    Type of media :

    Conference paper


    Type of material :

    Print


    Language :

    English




    Quaternary signed-digit arithmetic operations for optical computing [3805-28]

    Cherri, A. K. / Habib, M. K. / SPIE | British Library Conference Proceedings | 1999


    Optical look-ahead-mode conversion from modified signed digit to 2's complement representation [3805-04]

    Qian, F. / Li, G. / Ruan, H. et al. | British Library Conference Proceedings | 1999


    Optoelectronic interconnect architecture of parallel modified signed-digit adder and subtractor [2400-41]

    Sun, D. / Wang, N. / He, L. et al. | British Library Conference Proceedings | 1995


    Optoelectronics Recoded Trinary Signed Digit Adder Using Optical Correlators

    Alam, M. / Cherri, A. / Habib, M. et al. | British Library Conference Proceedings | 1997


    Two-Bit Restricted Signed-Digit Quaternary Full Adder

    Awwal, A. A. S. / Ahmed, J. U. / IEEE; Dayton Section et al. | British Library Conference Proceedings | 1994