A Global Memory Multiprocessor System with a Programmable Interconnection Network
National aerospace and electronics conference ; 1996 ; Dayton; OH
1996-01-01
6 pages
Also known as NAECON 1996. IEEE Cat nos 96CH35934 and 96CB35934
Conference paper
English
aerospace , electronics , NAECON , IEEE , AESS
© Metadata Copyright the British Library Board and other contributors. All rights reserved.
Multiprocessor architectures using POPS interconnection networks
British Library Conference Proceedings | 1995
|British Library Conference Proceedings | 1994
|British Library Online Contents | 1996
|Multiprocessor Shared Memory (MSM) Development
NTIS | 1983
|